Reg. No. :					
	 	·		 	

Question Paper Code: 50968

B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2024.

Fifth Semester

Electronics and Communication Engineering

EC 3552 - VLSI AND CHIP DESIGN

(Common to Electronics and Telecommunication Engineering)

(Regulations 2021)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

PART A —
$$(10 \times 2 = 20 \text{ marks})$$

- 1. What is threshold voltage of MOS transistor?
- 2. Show how nMOSFET acts as a switch?
- 3. What is stick diagram? Draw the stick diagram for two input NAND gate.
- 4. Realize the two input NAND gate using pass transistor logic.
- 5. Differentiate latches and registers.
- 6. What is clock skew? How to overcome clock skew?
- 7. Find the propagation delay of *n*-bit carry select adder.
- 8. Write the logic equation for the 3-bit magnitude comparator.
- 9. List the issues in testing microchip design process.
- 10. What are the different types of ASICs?

PART B —
$$(5 \times 13 = 65 \text{ marks})$$

- 11. (a) (i) Obtain the drain current in three different regions of operation. (7)
 - (ii) Show how channel length modulation affects the drain current and body effect affects the threshold voltage? (6)

Or

(b) What is the dynamic condition of MOSFET? Discuss the transistor characteristics of MOSFET under dynamic conditions. (13)

Ť	2. (a) (i) Find the Elmore's constant of the 4-input NAND g	ate.	(7)
		(ii) Realize the 4:2 encoder using CMOS logic.		(6)
			The state of the s		
	(t)) (i	Explain the concept of dynamic logic. Realize the gate using dynamic logic.	e 3-input	NAND (7)
		(i	 Describe the disadvantages of dynamic logic. Provid overcome the dynamic logic. 	le the solu	tion to
13	(a)) E	lucidate the static latches and registers suitable for reuit design.	sequentia	(6) Llogic
		1	Or		(13)
	(b)	(i)	Draw the monostable multivibrator using CMOS explain the operation.	transisto	and (7)
		(ii)	What are the timing classification of digital systems timing is applied for synchronous design.	? Show ho	
14.	(a)	(i)	What is the need for carry save adder? Explain the adder.		save (6)
		(ii)	What is an array multiplier? Show how array mul array of cells for computing the result.	tiplier use	s an (7)
			Or		(1)
•	(b)	Illu buil	strate the hierarchical memory architecture and ding blocks of memory architecture.	4	the (13)
15.	(a)	(i):	What are the faults in ASIC design? Model the fa		SIC
		(ii)	Explain the design flow process suitable for ASIC.		(7)
	(b)	(i)	Or Write the test I		
	(~)	(ii)	Write the test bench in Verilog HDL for a combination. Explain the test interface and boundary scan suite design.		(6) can (7)

PART C — $(1 \times 15 = 15 \text{ marks})$

- 16. (a) (i) What is pipelining? Apply the pipelining concept and find the total clock time required for obtaining outputs for $y = |a_n + b_n|$ where n = 1, 2, 3, 4, 5.
 - (ii) Realize the function $F = \sum m(1, 5, 6, 7)$ using (8)
 - (1) Pseudo nMOS logic
 - (2) Static CMOS logic.

Or

- (b) (i) Generate the test vectors for the combinational function F = (AB + BC + CD) using automatic test pattern generation for the stuck-at-0 fault at node B. (8)
 - (ii) Realize the functions $F_1 = X_0 X_1 + X_1' X_2'$; $F_2 = X_0' X_1' + X_1 X_2$ sing programmable logic array. (7)

3