

4. Realize $X = B + C$ and $Y = (A \cdot (B + C))$ using multiple output domino stages.
5. List out the advantages and limitations of 3 T DRAM over 1 T DRAM.
6. List out the advantage of C²MOS logic based register over pass-transistor logic based master-slave register.
7. The circuit in Fig.2 shows a carry propagation path in an adder circuit. Let A, B, C_i are the inputs to adder circuit and ϕ is the clock signal. Write the logic expressions for the signal X, Y to generate output carry.




Fig. 2

8. Draw a 4-bit ripple carry adder and find its critical path delay.
9. Compare between Xilinx CLB interconnect and Alter a LAB interconnect.
10. Differentiate between full custom design and semi custom design.

PART B — (5 × 13 = 65 marks)

11. (a) (i) List out the goals of CMOS technology scaling. Explain How common electric field scaling is superior than constant voltage scaling. (7)
- (ii) Derive the expression to obtain the minimum delay through the chain of CMOS inverter. (6)
- Or
- (b) (i) Explain the design techniques that are used for larger fan-in devices to reduce delay. (8)
- (ii) Draw the small signal model of device during cut-off, linear and saturation region. (5)
12. (a) (i) Implement the equation $X = \overline{(A + B)CD}$ using complementary CMOS logic. (8)
- (1) Size the devices so that the output resistance is the same as that of an inverter with an NMOS W/L = 4 and PMOS W/L = 8.
- (2) What are the input patterns that give the worst case t_{PHL} and t_{PLH} . Consider the effect of the capacitances at the internal nodes.

- (3) If $P(A=1)=0.5$, $P(B=1)=0.2$, $P(C=1)=0.3$, $P(D=1)=1$, determine the power dissipation in the logic gate. Assume $V_{DD} = 2.5V$, $C_{out} = 30 fF$ and $F_{clk} = 250 MHz$. (7)

- (ii) List out the limitations of pass transistor logic. Explain any two techniques used to overcome the drawback of pass transistor logic design. (6)

Or

- (b) (i) Explain in detail the signal integrity issues in dynamic logic design. propose any two solutions to overcome it. (7)
- (ii) (1) Determine the truth table for the circuit shown Figure-3. What logic function does it implement? (4)
- (2) If the PMOS were removed, would the circuit still function correctly? Does the PMOS transistor serve any useful purpose? (2)




Fig 3

13. (a) (i) Identify the type of register for the circuit shown in figure 4 and express set up time, hold time and propagation delay of register in terms of the propagation delay of inverters and transmission gates. (5)




Fig. 4

- (ii) Implement the register of question 13(i) using C²MOS logic and explain how 0-0 and 1-1 overlap of clock signals are eliminated. (8)

Or