VERILOG HDL A GUIDE TO DIGITAL DESIGN AND SYNTHESIS IEEE 1364 – 2001 COMPLIANT
Language: ENGLISH Publication details: PEARSON EDUCATION 2003Edition: 2Description: 490ISBN: 9788177589184Subject(s): VHDL [(Very High – Speed Integrated Circuits) Hardware Description Language]DDC classification: 621.392 P3 PAL
Books
| Item type | Current library | Call number | Materials specified | Status | Notes | Date due | Barcode |
|---|---|---|---|---|---|---|---|
|
Books
|
Central Library, PSG Institute of Technology and Applied Research | 621.392 P3 PAL (Browse shelf(Opens below)) | Available | ELECTRONICS AND COMMUNICATION | 12792 | ||
|
Books
|
Central Library, PSG Institute of Technology and Applied Research | 621.392 P3 PAL (Browse shelf(Opens below)) | Available | ELECTRONICS AND COMMUNICATION | 12793 | ||
|
Books
|
Central Library, PSG Institute of Technology and Applied Research | 621.392 P3 PAL (Browse shelf(Opens below)) | Available | ELECTRONICS AND COMMUNICATION | 12794 | ||
|
Books
|
Central Library, PSG Institute of Technology and Applied Research | 621.392 P3 PAL (Browse shelf(Opens below)) | Available | ELECTRONICS AND COMMUNICATION | 12795 |
Browsing Central Library, PSG Institute of Technology and Applied Research shelves Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| 621.392 N9 BHA A VHDL PRIMER | 621.392 N9 HA A VHDL PRIMER | 621.392 P3 PAL VERILOG HDL A GUIDE TO DIGITAL DESIGN AND SYNTHESIS IEEE 1364 – 2001 COMPLIANT | 621.392 P3 PAL VERILOG HDL A GUIDE TO DIGITAL DESIGN AND SYNTHESIS IEEE 1364 – 2001 COMPLIANT | 621.392 P8 BRO FUNDAMENTALS OF DIGITAL LOGIC WITH VERILOG DESIGN | 629.8 P7 NAG CONTROL SYSTEMS ENGINEERING | 629.8 Q0 DUK ANALYSIS AND DESIGN OF CONTROL SYSTEMS USING MATLAB |
There are no comments on this title.